EEweb Home     ::     Graduate Courses     ::     Undergraduate Courses     ::     My Home

ABET Course Objectives and Outcomes Form

Course number and title: EEM116L Introductory Digital Design Laboratory
Credits: 2
Instructor(s)-in-charge: L. He (lhe@ee.ucla.edu)
Course type: Laboratory
Required or Elective: Required for students following the CE option.
Course Schedule:
Lab: 4 hrs/week. Meets twice weekly.
Outside Study: 2 hrs/week.
Office Hours: 2 hrs/week by instructor. 2 hrs/week by each teaching assistant.
 
Course Assessment:
Labs: 6 lab projects.
Exams: 1 final.
 
Grading Policy: Typically Labs 1-3 10% each, Labs 4-5 15% each, Lab 6, 20%, and Final Exam 20%.
Course Prerequisites: EEM16 or CS M51A.
Catalog Description: Hands-on design, implementation, and debugging of digital logic circuits, use of computer-aided design tools for schematic capture and simulation, implementation of complex circuits using programmed array logic, design projects.  
Textbook and any related course material:
M. Ercegovac, Tomas Lang, and J. Moreno, Introduction to Digital Systems, John Wiley & Sons, New York, 1999.
Online lecture notes for the Introduction to Digital Systems book, available online on John Wiley & Sons publishers website.
 
Course Website
Topics covered in the course and level of coverage:
A brief review of Digital Logic Design, and Introduction to a hardware description language such as VHDL. 2 hrs.
Introduction to FPGA design tool such as Xilinx ISE 7. 2 hrs.
Instructions for completing each of the Lab Projects. 2 hrs.
LAB 1 : Introduction to the Breadboard, Wiring, and 7400 Logic Chips. 4 hrs.
LAB 2: Implementation of a Sequential System. 4 hrs.
LAB 3: Implementation of an Arithmetic Unit. 4 hrs.
LAB 4: Implementation of a Combinational System. 6 hrs.
LAB 5: Implementation of a Control Unit and Data Paths. 6 hrs.
LAB 6: Implementation of a Finite State Machine. 8 hrs.
Course objectives and their relation to the Program Educational Objectives:  
Contribution of the course to the Professional Component:
Engineering Topics: 0 %
General Education: 0 %
Mathematics & Basic Sciences: 0 %
Expected level of proficiency from students entering the course:
Mathematics: Some
Physics: Not Applicable
Chemistry: Not Applicable
Technical writing: Some
Computer Programming: Strong
Material available to students and department at end of course:
  Available to
students
Available to
department
Available to
instructor
Available to
TA(s)
Course Objectives and Outcomes Form: X X X X
Lecture notes, homework assignments, and solutions: X X X X
Samples of lab reports from 2 students: X
Course performance form from student surveys: X X
Will this course involve computer assignments? NO Will this course have TA(s) when it is offered? YES

  Level of contribution of course to Program Outcomes
(a) Average  
(b) Average  
(c) Average  
(i) Average  
(k) Strong  
(m) Some  
Strong: (k)
Average: (a) (b) (c) (i)
Some: (m)

:: Upon completion of this course, students will have had an opportunity to learn about the following ::
  Specific Course Outcomes Program Outcomes
1. To implement the concepts learned in the Digital Logic Design course with CAD tools. a b c i k m
2. To have the ability to synthesize, implement, test and debug digital logic circuits using an FPGA design tool such as Xilinx ISE 7. a b c i k
3. To know an FPGA design tool, and also to know how to write technical reports. i k
4. To be familiar with breadboards, wiring, and 7400 Logic Chips. i k
5. To design a sequential system. a b c k
6. To design an arithmetic unit. a b c k
7. To design a combinational system. a b c k
8. To design a control unit and data paths. a b c k
9. To design a finite state machine. a b c k
10. Six Lab Projects delving on core concepts and reinforcing analytical skills learned in the digital logic course. a i
11. Lab assignments exposing students to computer aided digital circuits design and asking them to carry out simple and complex illustrative design projects. b c
12. Opportunities to interact weekly with the instructor and the teaching assistant(s) during regular office hours and during the lab in order to further the students' learning experience and the students' interest in the material. i

  Program outcomes and how they are covered by the specific course outcomes
(a)   To implement the concepts learned in the Digital Logic Design course with CAD tools.  
  To have the ability to synthesize, implement, test and debug digital logic circuits using an FPGA design tool such as Xilinx ISE 7.  
  To design a sequential system.  
  To design an arithmetic unit.  
  To design a combinational system.  
  To design a control unit and data paths.  
  To design a finite state machine.  
  Six Lab Projects delving on core concepts and reinforcing analytical skills learned in the digital logic course.  
(b)   To implement the concepts learned in the Digital Logic Design course with CAD tools.  
  To have the ability to synthesize, implement, test and debug digital logic circuits using an FPGA design tool such as Xilinx ISE 7.  
  To design a sequential system.  
  To design an arithmetic unit.  
  To design a combinational system.  
  To design a control unit and data paths.  
  To design a finite state machine.  
  Lab assignments exposing students to computer aided digital circuits design and asking them to carry out simple and complex illustrative design projects.  
(c)   To implement the concepts learned in the Digital Logic Design course with CAD tools.  
  To have the ability to synthesize, implement, test and debug digital logic circuits using an FPGA design tool such as Xilinx ISE 7.  
  To design a sequential system.  
  To design an arithmetic unit.  
  To design a combinational system.  
  To design a control unit and data paths.  
  To design a finite state machine.  
  Lab assignments exposing students to computer aided digital circuits design and asking them to carry out simple and complex illustrative design projects.  
(i)   To implement the concepts learned in the Digital Logic Design course with CAD tools.  
  To have the ability to synthesize, implement, test and debug digital logic circuits using an FPGA design tool such as Xilinx ISE 7.  
  To know an FPGA design tool, and also to know how to write technical reports.  
  To be familiar with breadboards, wiring, and 7400 Logic Chips.  
  Six Lab Projects delving on core concepts and reinforcing analytical skills learned in the digital logic course.  
  Opportunities to interact weekly with the instructor and the teaching assistant(s) during regular office hours and during the lab in order to further the students' learning experience and the students' interest in the material.  
(k)   To implement the concepts learned in the Digital Logic Design course with CAD tools.  
  To have the ability to synthesize, implement, test and debug digital logic circuits using an FPGA design tool such as Xilinx ISE 7.  
  To know an FPGA design tool, and also to know how to write technical reports.  
  To be familiar with breadboards, wiring, and 7400 Logic Chips.  
  To design a sequential system.  
  To design an arithmetic unit.  
  To design a combinational system.  
  To design a control unit and data paths.  
  To design a finite state machine.  
(m)   To implement the concepts learned in the Digital Logic Design course with CAD tools.  

:: Last modified: February 2013 by J. Lin ::

Copyright © 2003 UCLA Electrical Engineering Department. All rights reserved.
Please contact eeweb@ee.ucla.edu for comments or questions for the website.